123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530 |
- // This module implements the QsciLexerVerilog class.
- //
- // Copyright (c) 2017 Riverbank Computing Limited <info@riverbankcomputing.com>
- //
- // This file is part of QScintilla.
- //
- // This file may be used under the terms of the GNU General Public License
- // version 3.0 as published by the Free Software Foundation and appearing in
- // the file LICENSE included in the packaging of this file. Please review the
- // following information to ensure the GNU General Public License version 3.0
- // requirements will be met: http://www.gnu.org/copyleft/gpl.html.
- //
- // If you do not wish to use this file under the terms of the GPL version 3.0
- // then you may purchase a commercial license. For more information contact
- // info@riverbankcomputing.com.
- //
- // This file is provided AS IS with NO WARRANTY OF ANY KIND, INCLUDING THE
- // WARRANTY OF DESIGN, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
- #include "Qsci/qscilexerverilog.h"
- #include <qcolor.h>
- #include <qfont.h>
- #include <qsettings.h>
- // The ctor.
- QsciLexerVerilog::QsciLexerVerilog(QObject *parent)
- : QsciLexer(parent),
- fold_atelse(false), fold_comments(false), fold_compact(true),
- fold_preproc(false), fold_atmodule(false)
- {
- }
- // The dtor.
- QsciLexerVerilog::~QsciLexerVerilog()
- {
- }
- // Returns the language name.
- const char *QsciLexerVerilog::language() const
- {
- return "Verilog";
- }
- // Returns the lexer name.
- const char *QsciLexerVerilog::lexer() const
- {
- return "verilog";
- }
- // Return the style used for braces.
- int QsciLexerVerilog::braceStyle() const
- {
- return Operator;
- }
- // Returns the set of keywords.
- const char *QsciLexerVerilog::keywords(int set) const
- {
- if (set == 1)
- return
- "always and assign automatic begin buf bufif0 bufif1 case casex "
- "casez cell cmos config deassign default defparam design disable "
- "edge else end endcase endconfig endfunction endgenerate "
- "endmodule endprimitiveendspecify endtable endtask event for "
- "force forever fork function generate genvar highz0 highz1 if "
- "ifnone incdir include initial inout input instance integer join "
- "large liblist library localparam macromodule medium module nand "
- "negedge nmos nor noshowcancelled not notif0 notif1 or output "
- "parameter pmos posedge primitive pull0 pull1 pulldown pullup "
- "pulsestyle_ondetect pulsestyle_onevent rcmos real realtime reg "
- "release repeat rnmos rpmos rtran rtranif0 rtranif1 scalared "
- "showcancelled signed small specify specparam strong0 strong1 "
- "supply0 supply1 table task time tran tranif0 tranif1 tri tri0 "
- "tri1 triand trior trireg unsigned use vectored wait wand weak0 "
- "weak1 while wire wor xnor xor";
- if (set == 3)
- return
- "$async$and$array $async$and$plane $async$nand$array "
- "$async$nand$plane $async$nor$array $async$nor$plane "
- "$async$or$array $async$or$plane $bitstoreal $countdrivers "
- "$display $displayb $displayh $displayo $dist_chi_square "
- "$dist_erlang $dist_exponential $dist_normal $dist_poisson "
- "$dist_t $dist_uniform $dumpall $dumpfile $dumpflush $dumplimit "
- "$dumpoff $dumpon $dumpportsall $dumpportsflush $dumpportslimit "
- "$dumpportsoff $dumpportson $dumpvars $fclose $fdisplayh "
- "$fdisplay $fdisplayf $fdisplayb $ferror $fflush $fgetc $fgets "
- "$finish $fmonitorb $fmonitor $fmonitorf $fmonitorh $fopen "
- "$fread $fscanf $fseek $fsscanf $fstrobe $fstrobebb $fstrobef "
- "$fstrobeh $ftel $fullskew $fwriteb $fwritef $fwriteh $fwrite "
- "$getpattern $history $hold $incsave $input $itor $key $list "
- "$log $monitorb $monitorh $monitoroff $monitoron $monitor "
- "$monitoro $nochange $nokey $nolog $period $printtimescale "
- "$q_add $q_exam $q_full $q_initialize $q_remove $random "
- "$readmemb $readmemh $readmemh $realtime $realtobits $recovery "
- "$recrem $removal $reset_count $reset $reset_value $restart "
- "$rewind $rtoi $save $scale $scope $sdf_annotate $setup "
- "$setuphold $sformat $showscopes $showvariables $showvars "
- "$signed $skew $sreadmemb $sreadmemh $stime $stop $strobeb "
- "$strobe $strobeh $strobeo $swriteb $swriteh $swriteo $swrite "
- "$sync$and$array $sync$and$plane $sync$nand$array "
- "$sync$nand$plane $sync$nor$array $sync$nor$plane $sync$or$array "
- "$sync$or$plane $test$plusargs $time $timeformat $timeskew "
- "$ungetc $unsigned $value$plusargs $width $writeb $writeh $write "
- "$writeo";
- return 0;
- }
- // Return the string of characters that comprise a word.
- const char *QsciLexerVerilog::wordCharacters() const
- {
- return "abcdefghijklmnopqrstuvwxyzABCDEFGHIJKLMNOPQRSTUVWXYZ_$";
- }
- // Returns the foreground colour of the text for a style.
- QColor QsciLexerVerilog::defaultColor(int style) const
- {
- switch (style)
- {
- case Default:
- case InactiveComment:
- case InactiveCommentLine:
- case InactiveCommentBang:
- case InactiveNumber:
- case InactiveKeyword:
- case InactiveString:
- case InactiveKeywordSet2:
- case InactiveSystemTask:
- case InactivePreprocessor:
- case InactiveOperator:
- case InactiveIdentifier:
- case InactiveUnclosedString:
- case InactiveUserKeywordSet:
- case InactiveCommentKeyword:
- case InactiveDeclareInputPort:
- case InactiveDeclareOutputPort:
- case InactiveDeclareInputOutputPort:
- case InactivePortConnection:
- return QColor(0x80, 0x80, 0x80);
- case Comment:
- case CommentLine:
- return QColor(0x00, 0x7f, 0x00);
- case CommentBang:
- return QColor(0x3f, 0x7f, 0x3f);
- case Number:
- case KeywordSet2:
- return QColor(0x00, 0x7f, 0x7f);
- case Keyword:
- case DeclareOutputPort:
- return QColor(0x00, 0x00, 0x7f);
- case String:
- return QColor(0x7f, 0x00, 0x7f);
- case SystemTask:
- return QColor(0x80, 0x40, 0x20);
- case Preprocessor:
- return QColor(0x7f, 0x7f, 0x00);
- case Operator:
- return QColor(0x00, 0x70, 0x70);
- case UnclosedString:
- return QColor(0x00, 0x00, 0x00);
- case UserKeywordSet:
- case CommentKeyword:
- return QColor(0x2a, 0x00, 0xff);
- case DeclareInputPort:
- return QColor(0x7f, 0x00, 0x00);
- case DeclareInputOutputPort:
- return QColor(0x00, 0x00, 0xff);
- case PortConnection:
- return QColor(0x00, 0x50, 0x32);
- }
- return QsciLexer::defaultColor(style);
- }
- // Returns the end-of-line fill for a style.
- bool QsciLexerVerilog::defaultEolFill(int style) const
- {
- switch (style)
- {
- case CommentBang:
- case UnclosedString:
- case InactiveDefault:
- case InactiveComment:
- case InactiveCommentLine:
- case InactiveCommentBang:
- case InactiveNumber:
- case InactiveKeyword:
- case InactiveString:
- case InactiveKeywordSet2:
- case InactiveSystemTask:
- case InactivePreprocessor:
- case InactiveOperator:
- case InactiveIdentifier:
- case InactiveUnclosedString:
- case InactiveUserKeywordSet:
- case InactiveCommentKeyword:
- case InactiveDeclareInputPort:
- case InactiveDeclareOutputPort:
- case InactiveDeclareInputOutputPort:
- case InactivePortConnection:
- return true;
- }
- return QsciLexer::defaultEolFill(style);
- }
- // Returns the font of the text for a style.
- QFont QsciLexerVerilog::defaultFont(int style) const
- {
- QFont f;
- switch (style)
- {
- case Comment:
- case CommentLine:
- case CommentBang:
- case UserKeywordSet:
- #if defined(Q_OS_WIN)
- f = QFont("Comic Sans MS",9);
- #elif defined(Q_OS_MAC)
- f = QFont("Comic Sans MS", 12);
- #else
- f = QFont("Bitstream Vera Serif",9);
- #endif
- break;
- case Keyword:
- case PortConnection:
- f = QsciLexer::defaultFont(style);
- f.setBold(true);
- break;
- case InactiveDefault:
- case InactiveComment:
- case InactiveCommentLine:
- case InactiveCommentBang:
- case InactiveNumber:
- case InactiveKeyword:
- case InactiveString:
- case InactiveKeywordSet2:
- case InactiveSystemTask:
- case InactivePreprocessor:
- case InactiveOperator:
- case InactiveIdentifier:
- case InactiveUnclosedString:
- case InactiveUserKeywordSet:
- case InactiveCommentKeyword:
- case InactiveDeclareInputPort:
- case InactiveDeclareOutputPort:
- case InactiveDeclareInputOutputPort:
- case InactivePortConnection:
- f = QsciLexer::defaultFont(style);
- f.setItalic(true);
- break;
- default:
- f = QsciLexer::defaultFont(style);
- }
- return f;
- }
- // Returns the user name of a style.
- QString QsciLexerVerilog::description(int style) const
- {
- switch (style)
- {
- case Default:
- return tr("Default");
- case Comment:
- return tr("Comment");
- case CommentLine:
- return tr("Line comment");
- case CommentBang:
- return tr("Bang comment");
- case Number:
- return tr("Number");
- case Keyword:
- return tr("Primary keywords and identifiers");
- case String:
- return tr("String");
- case KeywordSet2:
- return tr("Secondary keywords and identifiers");
- case SystemTask:
- return tr("System task");
- case Preprocessor:
- return tr("Preprocessor block");
- case Operator:
- return tr("Operator");
- case Identifier:
- return tr("Identifier");
- case UnclosedString:
- return tr("Unclosed string");
- case UserKeywordSet:
- return tr("User defined tasks and identifiers");
- case CommentKeyword:
- return tr("Keyword comment");
- case InactiveCommentKeyword:
- return tr("Inactive keyword comment");
- case DeclareInputPort:
- return tr("Input port declaration");
- case InactiveDeclareInputPort:
- return tr("Inactive input port declaration");
- case DeclareOutputPort:
- return tr("Output port declaration");
- case InactiveDeclareOutputPort:
- return tr("Inactive output port declaration");
- case DeclareInputOutputPort:
- return tr("Input/output port declaration");
- case InactiveDeclareInputOutputPort:
- return tr("Inactive input/output port declaration");
- case PortConnection:
- return tr("Port connection");
- case InactivePortConnection:
- return tr("Inactive port connection");
- }
- return QString();
- }
- // Returns the background colour of the text for a style.
- QColor QsciLexerVerilog::defaultPaper(int style) const
- {
- switch (style)
- {
- case CommentBang:
- return QColor(0xe0, 0xf0, 0xff);
- case UnclosedString:
- return QColor(0xe0, 0xc0, 0xe0);
- case InactiveDefault:
- case InactiveComment:
- case InactiveCommentLine:
- case InactiveCommentBang:
- case InactiveNumber:
- case InactiveKeyword:
- case InactiveString:
- case InactiveKeywordSet2:
- case InactiveSystemTask:
- case InactivePreprocessor:
- case InactiveOperator:
- case InactiveIdentifier:
- case InactiveUnclosedString:
- case InactiveUserKeywordSet:
- case InactiveCommentKeyword:
- case InactiveDeclareInputPort:
- case InactiveDeclareOutputPort:
- case InactiveDeclareInputOutputPort:
- case InactivePortConnection:
- return QColor(0xe0, 0xe0, 0xe0);
- }
- return QsciLexer::defaultPaper(style);
- }
- // Refresh all properties.
- void QsciLexerVerilog::refreshProperties()
- {
- setAtElseProp();
- setCommentProp();
- setCompactProp();
- setPreprocProp();
- // We don't provide options for these as there doesn't seem much point in
- // disabling them.
- emit propertyChanged("lexer.verilog.track.preprocessor", "1");
- emit propertyChanged("lexer.verilog.update.preprocessor", "1");
- emit propertyChanged("lexer.verilog.portstyling", "1");
- emit propertyChanged("lexer.verilog.allupperkeywords", "1");
- }
- // Read properties from the settings.
- bool QsciLexerVerilog::readProperties(QSettings &qs,const QString &prefix)
- {
- fold_atelse = qs.value(prefix + "foldatelse", false).toBool();
- fold_comments = qs.value(prefix + "foldcomments", false).toBool();
- fold_compact = qs.value(prefix + "foldcompact", true).toBool();
- fold_preproc = qs.value(prefix + "foldpreprocessor", false).toBool();
- fold_atmodule = qs.value(prefix + "foldverilogflags", false).toBool();
- return true;
- }
- // Write properties to the settings.
- bool QsciLexerVerilog::writeProperties(QSettings &qs,const QString &prefix) const
- {
- qs.setValue(prefix + "foldatelse", fold_atelse);
- qs.setValue(prefix + "foldcomments", fold_comments);
- qs.setValue(prefix + "foldcompact", fold_compact);
- qs.setValue(prefix + "foldpreprocessor", fold_preproc);
- qs.setValue(prefix + "foldverilogflags", fold_atmodule);
- return true;
- }
- // Set if else can be folded.
- void QsciLexerVerilog::setFoldAtElse(bool fold)
- {
- fold_atelse = fold;
- setAtElseProp();
- }
- // Set the "fold.at.else" property.
- void QsciLexerVerilog::setAtElseProp()
- {
- emit propertyChanged("fold.at.else", (fold_atelse ? "1" : "0"));
- }
- // Set if comments can be folded.
- void QsciLexerVerilog::setFoldComments(bool fold)
- {
- fold_comments = fold;
- setCommentProp();
- }
- // Set the "fold.comment" property.
- void QsciLexerVerilog::setCommentProp()
- {
- emit propertyChanged("fold.comment", (fold_comments ? "1" : "0"));
- }
- // Set if folds are compact
- void QsciLexerVerilog::setFoldCompact(bool fold)
- {
- fold_compact = fold;
- setCompactProp();
- }
- // Set the "fold.compact" property.
- void QsciLexerVerilog::setCompactProp()
- {
- emit propertyChanged("fold.compact", (fold_compact ? "1" : "0"));
- }
- // Set if preprocessor blocks can be folded.
- void QsciLexerVerilog::setFoldPreprocessor(bool fold)
- {
- fold_preproc = fold;
- setPreprocProp();
- }
- // Set the "fold.preprocessor" property.
- void QsciLexerVerilog::setPreprocProp()
- {
- emit propertyChanged("fold.preprocessor", (fold_preproc ? "1" : "0"));
- }
- // Set if modules can be folded.
- void QsciLexerVerilog::setFoldAtModule(bool fold)
- {
- fold_atmodule = fold;
- setAtModuleProp();
- }
- // Set the "fold.verilog.flags" property.
- void QsciLexerVerilog::setAtModuleProp()
- {
- emit propertyChanged("fold.verilog.flags", (fold_atmodule ? "1" : "0"));
- }
|